Hardware engineer and experimenter
tv80. TV80 Z80-compatible microprocessor
59sdlib. srdy-drdy library
9Balsa-AES-Core. Asynchronous AES core written using the Balsa hardware description language
7vpi_pcap_dump. Dump packets from Verilog to a pcap file using VPI calls from simulator
6dclib. Decoupled library, a group of useful components implementing the DecoupledIO interface from Chisel3
4ChiselCodeGenerator. Template for a Chisel-based code generator with a Java front end
1chisel-packetlib. Scala
1balsa4. Snapshot of the Balsa 4.0 asynchronous synthesis toolset from Manchester University
1MACsec-Test-Vectors.
1teamgantt-proj-import. TeamGantt Project Importer
1chisel-exercises. Self-paced exercises for learning Chisel code
1