ridecore. RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

github.com/dzwduan/ridecore

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.