VerilogToCoreIR. Experimenting with yosys verilog frontend to coreir

github.com/dillonhuff/VerilogToCoreIR

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.