riscado-v. RISCV implementation in Verilog (RV32I spec)

github.com/zxmarcos/riscado-v

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.