SpinalHDL_parameter. An attempt to generate Verilog with parameters using SpinalHDL.

github.com/yportne13/SpinalHDL_parameter

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.