High-Level-Synthesis. Convert C files into Verilog

github.com/wvangansbeke/High-Level-Synthesis

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.