UART_in_VHDL. My successful first experiment in VHDL - creating my own UART

github.com/ttsiodras/UART_in_VHDL

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.