verilog-sim-bench. Verilog simulation workload extracted from Reduceron

github.com/tommythorn/verilog-sim-bench

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.