HWT-Verilog. This contains the design of an inserted hardware trojan vs non inserted hardware trojan from RTL to GDS

github.com/ryancor/HWT-Verilog

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.