wiretrace. FPGA design for a basic logic analyzer

github.com/povik/wiretrace

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.