Rare find

sv-elab. SystemVerilog design elaborator into word-level netlist form

github.com/povik/sv-elab

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.