tuesday. Experimenting with turning NVC VHDL simulator into a VHDL parsing library

github.com/nturley/tuesday

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.