Verilog2Spice. Simple strutured VERILOG netlist to SPICE netlist translator

github.com/laurentc2/Verilog2Spice

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.