IEEE-754-2008-Fused-Multiply-Add. Fully pipelined IEEE 754-2008 "universal" Fused Multiply-Add operator in Verilog RTL directly accepts H=20 decimalCharacterSequence, binary16, binary32 and binary64 formatted numbers as operands.

github.com/jerry-D/IEEE-754-2008-Fused-Multiply-Add

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.