Nexys4-DDR-stopwatch. A stopwatch on Digilent Nexys4 DDR written in Verilog

github.com/iBug/Nexys4-DDR-stopwatch

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.