Logisim-CPU. A 32-bit CPU wired according to the RISC-V ISA under the guidance of Carnegie Mellon PhD student Sol Boucher

github.com/henryfriedlander/Logisim-CPU

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.