pyhdlgen. A Python library for writing SystemVerilog code with a DSL.

github.com/fl4shk/pyhdlgen

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.