Rare find

darkriscv. opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

github.com/darklife/darkriscv

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.