netlist-tools. Automated analysis tools for turning gate-level netlists from FPGA bitstreams, machine vision tools, etc into high-level RTL netlists.

github.com/azonenberg/netlist-tools

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.