klara-rv. Small, pipelined, Risc-V CPU written in SystemVerilog

github.com/apistol78/klara-rv

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.