UART. A UART in Verilog

github.com/adamgreig/UART

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.