DigitalCircuitCourseDesign_MultiFunctionalClock. Verilog实现的多功能数字时钟课设

github.com/ZhiYi-R/DigitalCircuitCourseDesign_MultiFunctionalClock

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.