FPGA-clock-attached-chess. 浙江大学「数字逻辑设计」课程大作业:基于 FPGA 的附棋钟国际象棋

github.com/VictorWang712/FPGA-clock-attached-chess

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.