minuteCore. A basic 5-stage pipelined RV32I core in Verilog

github.com/Raamakrishnan/minuteCore

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.