verilog-carry-lookahead-adder. Its my midterm project for Logic Circuit Course

github.com/Miladrzh/verilog-carry-lookahead-adder

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.