CRC_generator. CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C and is cross-platform compatible. Written by Evgeni Stavinov.

github.com/Essenceia/CRC_generator

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.