BusPirateUltraHDL. Verilog for the Bus Pirate Ultra FPGA

github.com/DangerousPrototypes/BusPirateUltraHDL

Vaya's read on this project

Problem, audience, market, and the verdict — sign in to see it.

Updates

No recent activity.