fermarsan

aixt. Microcontrollers programming framework based on Vlang.

quarto-kroki. Quarto extension for rendering Kroki diagrams on HTML and PDF documents.

veri2sim. This is a simple Verilog to SimulIDE block converter written in Python using the PLY module.

vly. VLY will be a port of PLY / SLY parser on Vlang

submodules_in_Vlang. This repository is for testing the definition and working of submodules in Vlang.

template_example_vlang. This repository is for testing of text template usage in Vlang.