This is your work, valued

DFiantHDL

Intermediate
@DFiantHDL